Figure 3-10. AND gate

Figure 3-9. NAND gate schematics

Figure 3-15. Time delay generated by expendable NAND gate

TM-9-4935-481-14-1 Dragon Maintenance Set Manual Page Navigation
80

TM9-4935-481-14-1

Figure 3-10. AND gate

Figure 3-13. OR gate

Figure 3-11. Inverter

Figure 3-14. NOR gate

Figure 3-12. NAND gate

3-19

Western Governors University

Privacy Statement
Press Release
Contact

Integrated Publishing, Inc. - A (SDVOSB) Service Disabled Veteran Owned Small Business